1.
Prerana N Gour, Dr. Gurudev Zalki. A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI. JSRT [Internet]. 2026 Feb. 1 [cited 2026 Oct. 22];4(2):15-9. Available from: https://www.jsrtjournal.com/index.php/JSRT/article/view/413