Prerana N Gour, and Dr. Gurudev Zalki. “A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI”. Journal of Scientific Research and Technology, vol. 4, no. 2, Feb. 2026, pp. 15-19, https://www.jsrtjournal.com/index.php/JSRT/article/view/413.