Prerana N Gour, & Dr. Gurudev Zalki. (2026). A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI. Journal of Scientific Research and Technology, 4(2), 15–19. Retrieved from https://www.jsrtjournal.com/index.php/JSRT/article/view/413