(1)
Anjali; Dr. Padmavati. Design and Verification of a Time-Triggered and Priority-Driven CAN Protocol Using SystemVerilog. JSRT 2026, 4, 104-117.