Prerana N Gour and Dr. Gurudev Zalki 2026. A Comprehensive Review of Low-Power, Low-Delay Domino Logic Techniques in CMOS VLSI. Journal of Scientific Research and Technology. 4, 2 (Feb. 2026), 15–19.